Skip to content

CI: Add RISC-V runner support and matrix-based workflow #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
whileone-sk wants to merge 5 commits into
base: master
Choose a base branch
from
Open

CI: Add RISC-V runner support and matrix-based workflow #1

whileone-sk wants to merge 5 commits into from

Conversation

@whileone-sk
Copy link

@whileone-sk whileone-sk commented Jan 13, 2026

This PR updates the GitHub Actions CI workflow to support RISC-V builds
using a matrix-driven runner setup.

Key changes:

  • Introduces riscv64 support via workflow_dispatch inputs
  • Dynamically generates job matrices based on requested runner counts
  • Reuses existing x86_64 runner registration for RISC-V (QEMU/emulation-based)
  • Keeps Windows and macOS matrices unchanged
  • Validated locally using act with a custom event.json

Notes:

  • Local-only files (event.json, act config) are committed.
  • Some cache and cleanup steps are skipped or behave differently under act

@whileone-sk
ci: add riscv64 CI runner using Docker and QEMU
63940a7 
- Add logical linux-riscv64 runner label
- Register Docker-based RISC-V runner configuration
- Enable QEMU-based smoke testing on amd64 hosts
- No native RISC-V hardware required
@whileone-sk
ci: add riscv64 CI runner using Docker and QEMU
b76a55b 
- Add logical linux-riscv64 runner label
- Register Docker-based RISC-V runner configuration
- Enable QEMU-based smoke testing on amd64 hosts
- No native RISC-V hardware required
@whileone-sk
ci: add riscv64 CI runner using Docker and QEMU
b486851 
- Add logical linux-riscv64 runner label
- Register Docker-based RISC-V runner configuration
- Enable QEMU-based smoke testing on amd64 hosts
- No native RISC-V hardware required
@whileone-sk
ci: adjust yamllint rules for GitHub Actions workflows
5faa77e
@whileone-sk
CI: finalize RISC-V runner workflow
9869fa6
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

1 participant

@whileone-sk